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ABSTRACT 
The effects of using nonlinear low-gain opamps in switched- 
capacitor delta-sigma modulators are analyzed. Using uncon- 
ventional topologies, the state variables are made essentially 
uncorrelated with the input signal, hence opamp nonlinearity 
will cause very little harmonic distortion. Nonlinearity errors, 
whch are uncorrelated with the input, are called non-harmonic 
distortion. Using a correlated-double-sampling integrator, the 
non-harmonic distortion can be reduced to a level where other 
errors dominate. 
1. INTRODUCTION 
Nearly all low-distortion AID converters (ADCs) make use of 
a highly-linear D/A converter (DAC) in a feedback loop. Due 
to their inherent linearity, single-bit DACs have found their use 
in analog delta-sigma modulators. The output from a single- 
bit delta-sigma modulator is a bitstream at a rate which typi- 
cally is orders of magnitude higher than the Nyquist rate. By 
means of oversampling, noise shaping, low-pass filtering, and 
down sampling, high-resolution and low-distortion A/D con- 
version can be obtained at the Nyquist rate [l]. If a h g h  over- 
sampling ratio can be accepted, delta-sigma ADCs can yield 
signal-to-noise-and-distortion ratios whch are limited only by 
thermal noise or clock jitter. 
The technologies are continuously being scaled down and the 
supply voltage lowered. As a tradeoff for the high speed the 
technologies can offer and as a consequence of the low sup- 
ply voltage, the achievable opamp gain may be quite low and 
nonlinear. 
Low and nonlinear opamp gain will cause errors which can 
dominate both the THD and the SNR performance. The per- 
formance of the ADC will therefore not necessarily be deter- 
mined by the linearity of the DAC in the feedback loop nor by 
thermal noise. 
This paper will discuss how delta-sigma modulators can be 
designed to be robust to low and nonlinear opamp gain. 
2. TOPOLOGY VERSUS THD 
Figure 1 shows a model of a delta-sigma modulator. When 
stability is considered, all delta-sigma modulators with a lin- 
ear loop filter can be modeled in t h s  way. In the Figures, the 
quantizer performs both the single-bit A/D and D/A conver- 
sion. 
The author wishes to thank to Gabor Temes for his time and en- 
couragement. 
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Figure 1: General model of a delta-sigma modulator. 
2.1. Delta-Sigma ADC Operation 
The signal e ( k )  expresses the difference between the input 
u ( k )  and the one-bit output v(k). If the output y(k) from the 
loop filter H ( z )  = Hl(z)H2(z)H3(z) is kept bounded, the 
spectral components of e ( k )  will be bounded inversely pro- 
portional to the gain of the loop filter. 
The loop filter is designed to have a very high gain in the sig- 
nal band and a small gain outside the signal band. A well- 
designed modulator can make e ( k )  very small in the signal 
band; the output v(k) will then equal the input u ( k ) .  The 
problem is to keep y(k) bounded, i.e., to keep the modulator 
stable. Good solutions are known and can easily be obtained 
using a toolbox [Z]. 
2.2. The Sensitive Nodes in the Circuit 
Analog circuits cannot be implemented without introducing 
errors. It is therefore important to know where the circuit is 
most sensitive to errors. 
The aim in delta-sigma modulation is to keep e ( k )  as small as 
possible in the signal band. The node where e ( k )  appears is 
the circuit’s most sensitive; any error in e ( k )  can be referred 
directly back to u ( k )  as either noise or distortion. The node 
where 2 1  ( I C )  appears is significantly less sensitive; when re- 
ferred to the input, errors in ZI ( k )  are suppressed by the large 
gain of Hl(z ) .  By continuing this argumentation, it follows 
that z ~ ( k )  and y(k) are even less sensitive. Consequently, it is 
primarily imperfections in the first filter section HI(.) which 
can limit the modulator’s performance. 
2.3. Harmonic Distortion 
Harmonic distortion is a consequence of applying a nonlinear 
operation to the input signal u(k) .  That implies the following: 
A modulator implemented according to Figure 1 
will produce very little harmonic distortion. 
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The reason is simple: the loop filter’s high signal-band gain 
assures that z2 (k ) ,  z l ( k ) ,  and e ( k )  (in that order) will have 
less and less energy in the signal band. The signals of primary 
concern, e ( k )  and z l (k) ,  will therefore be essentially uncor- 
related with the input u ( k ) .  Hence, errors caused by imperfec- 
tions in H1 ( z ) ,  including those caused by opamp nonlinearity, 
will be uncorrelated with u ( k ) .  Ultimately, t h s  implies that 
the modulator will not produce harmonic distortion. 
2.4. A Popular Topology Which Generates Harmonic Dis- 
tort i o n 
Figure 2: Frequently used topology. 
Figure 2 shows a topology which has often been used for ana- 
log delta-sigma modulators. A high loop gain in the baseband 
is obtained by cascading a number of integrators (here two). 
To stabilize the modulator, it is necessary to include zeros in 
the loop filter. This is obtained by making loops in the topol- 
ogy which do not include all integrator stages. The topology 
is often called “Cascaded Integrators with Feedback” because 
the smaller loops are realized as feedback branches to inter- 
mediate integrator stages. 
The topology is not equivalent to Figure 1. It will next be ex- 
plained why this modulator will produce harmonic distortion. 
2.4.1. How The Modulator Produces Harmonic Distortion 
In the modulator shown in Figure 2, spectral components rep- 
resenting 2u(k) will be part of the output from the first inte- 
grator. The first integrator will therefore have to be extremely 
well-performing to obtain a -100dB THD performance. 
The contents of 2 4 k )  in the output from the first integrator 
can be verified by simulation. The explanation is however sim- 
ple: The input to the second integrator cannot have significant 
power in the signal band; the high gain of the second inte- 
grator prevents that. The output from the first integrator must 
therefore balance the signal band contents of 2 v ( k ) .  Because 
e ( k )  = u ( k )  - v(k) is small in the signal band, the output 
from the first integrator will include spectral components rep- 
resenting 2 u ( k ) .  
2.5. Robust Modulators 
It is easy to design a modulator which does not produce signif- 
icant amounts of harmonic distortion: simply use a topology 
which is equivalent to the topology shown in Figure 1 .  
Figure 3 shows two ways to redesign the modulator shown 
in Figure 2 to make it equivalent to the modulator shown in 
Figure 1. The modulator shown at the top makes use of the 
same feedback path to secure the modulator’s stability. To 
compensate for the signal injected in thls way, an extra signal 
path is included. Notice that the input to the second integra- 
tor is the output from the first integrator plus 2e(k) .  When 
modeled as in Figure 1, the first filter stage is described as 
Figure 3: Low-THD equivalents of the modulator shown in 
Figure 2.  
-1 
H l ( z )  = + + 2, while the second filter stage is a sim- 
ple delaying integrator. By switching the two filter stages, the 
topology shown at the bottom of Figure 3 arises. This altema- 
tive topology is often called “Cascaded-Integrators with Feed- 
forward (CIFF).” 
It is an additional advantage that the signal swing of z l ( k )  is 
reduced significantly. That will save chip area and reduce the 
system’s sensitivity to non-harmonic distortion. 
3. NON-HARMONIC DISTORTION IN SC 
DELTA-SIGMA MODULATORS 
By changing the modulator’s topology, the input u ( k )  can be 
decorrelated with the state variables z1 (k ) ,  z ~ ( k ) ,  . . . ,y(k) ,  
however, this cannot remove the signals and thereby the errors 
which are caused by nonlinearities. 
The effects of using nonlinear filter stages will be analyzed 
next. As discussed previously, it is only the first filter stage 
which has to be considered. For baseband modulators, this 
stage is an integrator. Some SC integrators and their non- 
idealities’ impact on the modulator’s performance will be an- 
alyzed. 
3.1. The Basic SC Integrator 
Figure 4: Basic switched-capacitors integrator. 
Figure 4 shows a simple SC integrator which has been used 
to implement delta-sigma modulators [7]. It has the useful 
feature that it performs the subtraction of u ( k )  and v(k) with 
a single capacitor C;. The chip area and the sampling noise is 
thereby kept at its minimum. 
The voltage across Cf will represent an ideal integration of 
the charges q i ( k )  transferred during clock phases “2. Due 
to imperfections in the opamp, the voltage across C f  will not 
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be equal to Vo,t. However, when referred to the input, the 
difference is a non-accumulative error in 2 1  ( k )  which will be 
suppressed by the gain of Hl(z) .  Unless otherwise stated, it 
is assumed that the voltage across Cf equals Vout. 
Let g(Vo,t) describe the opamp’s input voltage as a function 
of Vout. The charge transfer q i ( k )  in the clock period k will 
then be proportional to the voltage change across the sampling 
capacitor Ci as described by the following Equation: 
(1) -- qi(k) - [ ~ ( k )  - v ( k ) ]  - g[zl(k)] Ci 
This Equation shows that, independent of the capacitance of 
capacitors Ci and Cf, the input referred voltage error is given 
by: 
eerror(k) = -g[zl(k)] (2) 
3.1.1. Error Evaluation 
The inverse opamp gain g(VOut) can be separated into an off- 
set Voffset, a linear term pVout, and a nonlinear term n(VOut): 
(3) g(Vout) = Voffset + pvout  + n(Vout) 
It is assumed that the modulator is designed to prevent har- 
monic distortion; i.e., such that z l ( k )  N Vo,t(@2) contains 
very little energy in the signal band. 
If the opamp is linear then n(V,,t) = 0. The error eerror ( k )  
will be the offset Voffset and a small fraction p of z1 ( k ) .  
Since z1 ( k )  has very little energy in the signal band, 
the error pz l (k )  will have even less energy in the sig- 
nal band. Thus, the respective zero in the modulator’s 
noise transfer function is moved slightly from z = 1 
towards z = 0. That will in general not cause prob- 
lems. 
If the opamp is nonlinear the performance may get degraded 
significantly. The nonlinear term n[zl (k)] will fold en- 
ergy from high frequencies back into the signal band. 
For all practical purposes, n[zl ( k ) ]  can be assumed to 
be white noise. If the opamp gain is low, this error may 
very well dominate the sampling noise. 
In a low-gain environment, the error n[zl(k)] can be 
reduced by reducing the signal swing of z1(k). That 
will require a quite large Cf. In general, it will be a 
better choice to design the system as a multibit struc- 
ture. In that case, a highly linear DAC in the feedback 
path is required. New research results show that this is 
feasible [3] [4] [SI [6]. 
Alternatively, the error n[zl ( k ) ]  can be made smaller 
by increasing the gain of the opamp. Correlated-double- 
sampling techniques can increase the effective gain of 
a low-gain opamp. 
3.2. Correlated-Double-Sampling (CDS) Integrators 
The fundamental property of any CDS scheme is that it will 
try to generate an improved virtual ground. Simple schemes 
can cancel offset and l/f noise. More advanced schemes in- 
corporate information about the previous or subsequent Vout 
to increase the effective gain of the opamp. 
Figure 5: General model for a CDS integrator. 
3.2.1. Modeling CDS 
The model shown in Figure 5 can model most CDS schemes. 
At least, it is sufficiently general for the following discussion. 
The voltage source Vfl(k) used in the feedback is typically 
implemented as a appropriately precharged dummy capacitor 
which can absorb the charge during the reset clock phase a l .  
Details can be found in the literature [8]. 
3.2.2. Holding CDS 
A holding CDS integrator will in the ideal case make V R ( ~ )  
equal to the voltage across Cf. Usually Vout(@z) is used as a 
substitute. Some schemes also depend on capacitor matching 
in which case some inaccuracy is to be expected. Neglecting 
such small errors at this point, the input qi ( k )  can be derived 
from: 
[U@)  - 4 k ) l  + [9(Zl(k)) - 9(Xl(k - 1111 (4) Qzo= Ci 
The input referred error is therefore given by: 
eerror,primary(k) = [ g ( ~ l ( k ) )  - g(zl(k - I))] (5 )  
This error is both small and first-order shaped. Consequently, 
in a highly oversampled environment, it will be very small in 
the signal band. 
3.2.3. Predictive CDS 
In clock phase @ I ,  a predicting CDS integrator attempts to 
predict what Vout will be in the following clock phase @z. All 
known predicting CDS integrators rely on capacitor matching. 
Some inaccuracy is therefore to be expected. Neglecting such 
small errors at this point, the input qi(k) can be derived from: 
Accordingly, given the assumptions, the operation will be ideal. 
3.2.4. Secondary Errors 
The inaccuracy of V R ( ~ )  was neglected in the analysis of both 
the holding and the predicting CDS integrators. That i s  not a 
justifiable simplification. The errors discussed above will be 
called the primary errors. An additional input-referred error, 
called the secondary error, must be taken into account. For 
both the holding and the predicting integrators, the secondary 
error can be derived from: 
eerror,secondary(k) = 9’ [ z l ( k ) ]  A V R ( ~ )  (7) 
, 
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The uncertainty AVR ( k )  of the held or predicted voltage VR (IC) 
is expected to be quite random. Since 2 1  ( k )  is wide-spectered 
and since gf(Vou,) is nonlinear, the first term gf [zl(k)] is 
wide-spectered as well. The secondary error, being the prod- 
uct of two wide-spectered signals, will have an approximately 
uniform spectral distribution (white noise). 
Because the primary error (equations 5 and 6) is either first- 
order shaped or zero, the secondary error (equation 7) is ex- 
pected to dominate if the oversampling ratio is high. Simula- 
tion results support this point of view. 
3.2.5. Holding Versus Predictive CDS 
If there is any difference, it is the author's belief that a hold- 
ing CDS integrator will be the better choice. It is simpler to 
hold the old value than it is to predict the next. The uncer- 
tainty AVR ( k ) ,  and thereby the secondary error, is likely to be 
smaller for the holding CDS integrator. Furthermore, a hold- 
ing CDS integrator is simpler to implement than a predlcting 
CDS integrator. 
4. SIMULATION RESULTS 
To verify the derivations, a 4th order delta-sigma modulator, 
implemented in the CIFF topology shown in Figure 3 and with 
a quadruple zero at z = 1, was simulated with HSPICE us- 
ing ideal switches and capacitors. The only incorporated non- 
ideality was the gain of each of the 4 opamps. It was described 
as a hyperbolic tangent with a maximum gain of 50dB. Each 
stage was driven to 85% of full scale which means that the 
opamp gain varied from about 38dB to 50dB. A holding CDS 
integrator, as shown in Figure 41 in [8], was used as the input 
stage. 
41h Order DSM ffk32768 8 perlode Holding COS 
n 
Figure 6: The effect of using opamps with finite and nonlinear 
gain. The Figure shows a 32768 point FIT. The frequency 
axis is normalized with respect to the Nyquist frequency. 
Figure 6 shows the FFT of the output v ( k )  of the analog mod- 
ulator compared to the FFT of the output of a supposedly iden- 
tical digital modulator. As expected, the modulator *does not 
produce detectable harmonic distortion. 
Figure 7 shows the FFTs of the output v(k) and the primary 
and secondary errors as defined by equations 5 and 7. As ex- 
pected, the primary error is first-order shaped and it does not 
limit the performance for any oversampling ratio. Had t h s  er- 
ror not been shaped, as for the integrator shown in Figure 1, 
it would have limited the SNR performance at around 70dB 
SNR @ 100 times oversampling. 
The secondary error is also shown. As expected, it is an un- 
shaped error. The Figure clearly shows that this is the limit- 
ing factor in the modulator. The SNR performance is around 
1 1OdB @ 100 times oversampling. The sampling capacitor C; 
has to be 16.5pF to bring the sampling noise to the same low 
level (assuming a 2Vpp signal swing). 
41h Order DSM 111=32788 8 periods Holding COS 
- 2 4  
Primary Error 
L . . . . . . .  I . . . . . . .  I . . . . . . . .  I
102 103 10-2  10-1 100 
Figure 7: The FFTs of output v(k) and the primary and sec- 
ondary errors. Notice the match of v(k) and the secondary 
error for low frequencies. 
5. SUMMARY 
The topology in which an analog delta-sigma modulator is im- 
plemented will affect its THD performance. The input to the 
quantizer should be the only node in the modulator which is 
significantly correlated with the input signal. 
If a technology only offers low-gain nonlinear opamps, CDS 
techniques can improve the performance significantly. Simu- 
lations show that a 16bit ADC can be implemented with quite 
poor opamps. The concept of primary and secondary CDS 
errors has been introduced. The secondary error is typically 
neglected in the analysis, but it is nevertheless often the dom- 
inating error source. When used in delta-sigma modulators, 
holding CDS seems more promising than predictive CDS. 
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